MRVL » Topics » We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

This excerpt taken from the MRVL 10-Q filed Jun 11, 2009.

We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If we or any of our foundry subcontractors experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our results of operations, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

We have had material weaknesses in internal control over financial reporting in prior fiscal years. Although we believe we have taken the necessary actions to strengthen the weaknesses in our control structure, we cannot assure you that additional material weaknesses will not be identified in the future. If our internal control over financial reporting or disclosure controls and procedures are not effective, there may be errors in our financial statements that could require a restatement or our filings may not be filed on a timely basis and investors may lose confidence in our reported financial information, which could lead to a decline in our stock price.

We strongly believe that effective internal controls are necessary for us to provide reliable financial reports and effectively prevent fraud. Any inability to provide reliable financial reports or prevent fraud could harm our business. The Sarbanes-Oxley Act of 2002 requires management and our auditors to evaluate and assess the effectiveness of our internal control over financial reporting, as of the end of each year, and to include a management report assessing the effectiveness of our internal control over financial reporting in each Annual Report on Form 10-K.

Our management, including our Chief Executive Officer and Chief Financial Officer, does not expect that our internal control over financial reporting will prevent all error and all fraud. A control system, no matter how well designed and operated, can provide only reasonable, not absolute, assurance that the control system’s objectives will be met. Further, the design of a control system must reflect the fact that there are resource constraints, and the benefits of controls must be considered relative to their costs. In addition, we are consistently evaluating the design and operating effectiveness of our internal controls in accordance with Auditing Standard No. 5, a process which sometimes leads to modifications in such controls. These modifications could affect the overall effectiveness or evaluation of the control system in the future by us or our independent registered public accounting firm. These inherent limitations include the realities that judgments in decision making can be faulty, breakdowns can occur because of simple error or mistake and errors discovered by personnel within control systems may not be properly disclosed and addressed. Controls can also be circumvented by the individual acts of some persons, by collusion of two or more people, or by management override of the controls. The design of any system of controls is based in part on certain assumptions about the likelihood of future events, and we cannot assure you that any design will succeed in achieving its stated goals under all potential future conditions. Over time, controls may become inadequate because of changes in conditions or deterioration in the degree of compliance with policies or procedures. Because of the inherent limitations in a cost-effective control system, misstatements due to error or fraud may occur and not be detected.

 

46


Table of Contents
These excerpts taken from the MRVL 10-K filed Apr 1, 2009.

We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If we or any of our foundry subcontractors experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product

 

29


Table of Contents

deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our results of operations, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If we or any of our foundry subcontractors experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product

 

29


Table of Contents

deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our results of operations, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

We may experience difficulties in transitioning to smaller
geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

STYLE="margin-top:6px;margin-bottom:0px; text-indent:4%">In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This
transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our
costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We
may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes
successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If we or any of our foundry
subcontractors experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product

 


29







Table of Contents



deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes
become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or
deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our results of operations, as we may reduce our
revenue by integrating the functionality of multiple chips into a single chip.

This excerpt taken from the MRVL 10-Q filed Dec 11, 2008.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

 

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our results of operations, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

 

This excerpt taken from the MRVL 10-Q filed Sep 10, 2008.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

 

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our results of operations, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

 

This excerpt taken from the MRVL 10-Q filed Jun 6, 2008.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

 

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our operating results, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

 

These excerpts taken from the MRVL 10-K filed Mar 28, 2008.

We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

        In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our operating results, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may
result in reduced manufacturing yields, delays in product deliveries and increased expenses.



        In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition
requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of
migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing
processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our
products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the
foundries that we use will be
able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant
delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could
harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as
well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely
basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our operating results, as we may
reduce our revenue by integrating the functionality of multiple chips into a single chip.



This excerpt taken from the MRVL 10-Q filed Dec 6, 2007.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs.  In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our

 

57



 

products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our operating results, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

This excerpt taken from the MRVL 10-Q filed Sep 6, 2007.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs.  In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our operating results, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

55




This excerpt taken from the MRVL 10-Q filed Jul 9, 2007.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs.  In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our operating results, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

51




This excerpt taken from the MRVL 10-K filed Jul 2, 2007.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our operating results, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

32




This excerpt taken from the MRVL 10-Q filed Jul 2, 2007.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs.  In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our operating results, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

79




This excerpt taken from the MRVL 10-Q filed Jul 2, 2007.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs.  In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our operating results, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

80




This excerpt taken from the MRVL 10-Q filed Jul 2, 2007.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs.  In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our operating results, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

77




This excerpt taken from the MRVL 10-Q filed Jun 8, 2006.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our operating results, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

This excerpt taken from the MRVL 10-K filed Apr 13, 2006.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our

25




products to smaller geometry processes. We are dependent on our relationships with our foundry subcontractors to transition to smaller geometry processes successfully. We cannot assure you that the foundries that we use will be able to effectively manage the transition or that we will be able to maintain our existing foundry relationships or develop new ones. If any of our foundry subcontractors or we experience significant delays in this transition or fail to efficiently implement this transition, we could experience reduced manufacturing yields, delays in product deliveries and increased expenses, all of which could harm our relationships with our customers and our results of operations. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, if at all. Moreover, even if we are able to achieve higher levels of design integration, such integration may have a short-term adverse impact on our operating results, as we may reduce our revenue by integrating the functionality of multiple chips into a single chip.

This excerpt taken from the MRVL 10-Q filed Dec 7, 2005.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

 

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in, among other things, reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundries to transition to smaller geometry processes successfully and cannot assure you that our foundries will be able to effectively manage the transition. If our foundries or we experience significant delays in this transition or fail to efficiently implement this transition, our business, financial condition, results of operations and liquidity could be materially and adversely affected. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, or at all.

 

31



 

This excerpt taken from the MRVL 10-Q filed Sep 8, 2005.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

 

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundries to transition to smaller geometry processes successfully and cannot assure you that our foundries will be able to effectively manage the transition. If our foundries or we experience significant delays in this transition or fail to efficiently implement this transition, our business, financial condition and results of operations could be materially and adversely affected. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, or at all.

 

This excerpt taken from the MRVL 10-Q filed Jun 9, 2005.
We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

 

In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundries to transition to smaller geometry processes successfully and cannot assure you that our foundries will be able to effectively manage the transition. If our foundries or we experience significant delays in this transition or fail to efficiently implement this transition, our business, financial condition and results of operations could be materially and adversely affected. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, or at all.

 

This excerpt taken from the MRVL 10-K filed Apr 14, 2005.

We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses.

        In order to remain competitive, we expect to continue to transition our semiconductor products to increasingly smaller line width geometries. This transition requires us to modify the manufacturing processes for our products and to redesign some products. We periodically evaluate the benefits, on a product-by-product basis, of migrating to smaller geometry process technologies to reduce our costs. In the past, we have experienced some difficulties in shifting to smaller geometry process technologies or new manufacturing processes, which resulted in reduced manufacturing yields, delays in product deliveries and increased expenses. We may face similar difficulties, delays and expenses as we continue to transition our products to smaller geometry processes. We are dependent on our relationships with our foundries to transition to smaller geometry processes successfully and cannot assure you that our foundries will be able to effectively manage the transition. If our foundries or we experience significant delays in this transition or fail to efficiently implement this transition, our business, financial condition and results of operations could be materially and adversely affected. As smaller geometry processes become more prevalent, we expect to continue to integrate greater levels of functionality, as well as customer and third party intellectual property, into our products. However, we may not be able to achieve higher levels of design integration or deliver new integrated products on a timely basis, or at all.

"We may experience difficulties in transitioning to smaller geometry process technologies or in achieving higher levels of design integration, which may result in reduced manufacturing yields, delays in product deliveries and increased expenses." elsewhere:

Broadcom (BRCM)
Wikinvest © 2006, 2007, 2008, 2009, 2010, 2011, 2012. Use of this site is subject to express Terms of Service, Privacy Policy, and Disclaimer. By continuing past this page, you agree to abide by these terms. Any information provided by Wikinvest, including but not limited to company data, competitors, business analysis, market share, sales revenues and other operating metrics, earnings call analysis, conference call transcripts, industry information, or price targets should not be construed as research, trading tips or recommendations, or investment advice and is provided with no warrants as to its accuracy. Stock market data, including US and International equity symbols, stock quotes, share prices, earnings ratios, and other fundamental data is provided by data partners. Stock market quotes delayed at least 15 minutes for NASDAQ, 20 mins for NYSE and AMEX. Market data by Xignite. See data providers for more details. Company names, products, services and branding cited herein may be trademarks or registered trademarks of their respective owners. The use of trademarks or service marks of another is not a representation that the other is affiliated with, sponsors, is sponsored by, endorses, or is endorsed by Wikinvest.
Powered by MediaWiki